An early and favorable examination on the merits is earnestly solicited.

Respectfully submitted, COOPER & DUNHAM LLP

Jay H. Maioli Reg. No. 27, 213

JHM:gr

VERSION WITH MARKINGS TO SHOW CHANGES MADE IN THE ABSTRACT OF THE DISCLOSURE

Please amend the Abstract by rewriting same to read as follows.

A reception synchronization apparatus [is] capable of achieving precise synchronization of an OFDM signal including a frame guard added to the OFDM signal[. A demodulating apparatus can be realized using such a reception synchronization apparatus. The reception synchronization apparatus] includes a multiplier for calculating the correlation between a received OFDM signal and an OFDM signal delayed by a delay circuit; a moving integration circuit for adding a signal [outputted] from the multiplier over [an entire] a guard period; n frame guard removing circuits, [disposed in correspondence with signals in respective first to nth time slot periods,] which respectively receive a signal [outputted] from the moving integration circuit, remove the frame guard period from the received signal, output a resultant signal; n interval [integrator] integrators for cumulatively adding signals outputted from the frame guard removing circuits[, for segments of the signal each having an interval equal to the time slot period]; and a detection circuit for detecting a maximum peak from the results [outputted] from the n interval integrators and generating a detection signal indicating a synchronization timing position corresponding to the detected maximum peak position[, at which an effective symbol period should be extracted].

IN THE CLAIMS

Please amend claims 1-28 by rewriting same to read as follows.

--1. (Amended) A reception synchronization apparatus for

detecting a synchronization timing position thereby determining an effective symbol period[,] from an OFDM signal, each frame of which includes a series of n (integer equal to or greater than 1) time slots and a frame guard period added to the series of n time slots, each time slot including an effective symbol period and a guard period added to the effective symbol period, the reception synchronization apparatus comprising:

a delay circuit for delaying a received OFDM signal by [an] the effective symbol period;

4

a calculation circuit for calculating [the] <u>a</u> correlation between the received OFDM signal and an OFDM signal delayed by the delay circuit;

a frame guard removing circuit that receives a signal outputted from the calculation circuit, removes a frame guard period from a frame period of the received signal, and outputs a resultant signal;

an interval integrator for cumulatively adding the signal outputted from the frame guard removing circuit, from one time slot period to another; and

a detection circuit for detecting a maximum peak from the interval integration signal obtained for the intervals of time slot periods and generating a detection signal indicating a synchronization timing position corresponding to the a position of the detected maximum peak [position], the detection signal being used to extract the effective symbol period with a precise timing corresponding to the position of the maximum peak [position].

--2. (Amended) [A] <u>The</u> reception synchronization apparatus according to Claim 1, further comprising an offset compensation signal generator for generating an offset compensation signal

[such that], whereby a supplied synchronization timing signal indicating [the] a timing of extracting the effective symbol period is compared with the detection signal outputted from the detection circuit to measure a synchronization timing error, and the offset compensation signal is generated depending upon the measured synchronization timing error.

--3. (Amended) [A] <u>The</u> reception synchronization apparatus according to Claim 1, wherein the detection circuit detects [a] <u>the</u> maximum peak by employing <u>the</u> guard periods as synchronization points.

- --4. (Amended) [A] <u>The</u> reception synchronization apparatus according to Claim 2, wherein the detection circuit detects [a] the maximum peak by employing the guard periods as synchronization points.
- --5. (Amended) [A] <u>The</u> reception synchronization apparatus according to Claim 1, wherein the frame guard period is a non-signal period.
- --6. (Amended) A reception synchronization apparatus for detecting a synchronization timing position thereby determining an effective symbol period[,] from an OFDM signal, each frame of which includes a series of n (integer equal to or greater than 1) time slots and a frame guard period added to the series of n time slots, each time slot including an effective symbol period and a guard period added to the effective symbol period, the reception synchronization apparatus comprising:

a delay circuit for delaying a received OFDM signal by [an] the effective symbol period;

a calculation circuit for calculating [the] \underline{a} correlation between the received OFDM signal and an OFDM signal delayed by the delay circuit;

a moving integration circuit for adding the signal outputted from the calculation signal over an entire guard period;

a frame guard removing circuit that receives a signal outputted from the moving integration circuit, removes a frame guard period from a frame period of the received signal, and outputs a resultant signal;

an interval integrator for cumulatively adding the signal outputted from the frame guard removing circuit, from one time slot period to another;

and a detection circuit for detecting a maximum peak from the interval integration signal obtained for the intervals of time slot periods and generating a detection signal indicating a synchronization timing position corresponding to a position of the detected maximum peak [position], the detection signal being used to extract the effective symbol period with a [precise] timing corresponding to the maximum peak position.

- --7. (Amended) [A] <u>The</u> reception synchronization apparatus according to Claim 6, further comprising an offset compensation signal generator for generating an offset compensation signal [such that], whereby a supplied synchronization timing signal indicating [the] <u>a</u> timing of extracting the effective symbol period is compared with the detection signal outputted from the detection circuit to measure a synchronization timing error, and the offset compensation signal is generated depending upon the measured synchronization timing error.
 - --8. (Amended) [A] The reception synchronization apparatus

THE PROPERTY OF THE POLICE PROPERTY AND A PORT OF THE PROPERTY OF THE PROPERTY

according to Claim 6, wherein the detection circuit detects [a] the maximum peak by employing the guard periods as synchronization points.

-1

- --9. (Amended) [A] <u>The</u> reception synchronization apparatus according to Claim 7, wherein the detection circuit detects [a] <u>the</u> maximum peak by employing <u>the</u> guard periods as synchronization points.
- --10. (Amended) [A] <u>The</u> reception synchronization apparatus according to Claim 6, wherein the frame guard period is a non-signal period.
- --11. (Amended) A reception synchronization apparatus for detecting a synchronization timing position thereby determining an effective symbol period[,] from an OFDM signal, each frame of which includes a series of n (integer equal to or greater than 1) time slots and a frame guard period added to the series of n time slots, each time slot including an effective symbol period and a guard period added to the effective symbol period, the reception synchronization apparatus comprising:
- a delay circuit for delaying a received OFDM signal by [an] the effective symbol period;
- a calculation circuit for calculating [the] \underline{a} correlation between the received OFDM signal and an OFDM signal delayed by the delay circuit;
- n frame guard removing circuits, disposed in correspondence with signals in respective first to nth time slot periods, which receive a signal outputted from the calculation circuit, remove the frame guard period from the received signal, and output a resultant signal;

n interval integration circuits, disposed in correspondence with the respective n frame guard removing [circuit] circuits, which cumulatively add the signals outputted from corresponding frame guard removing circuits from one time slot [period] to another; and

ないないないというというというないというないないないないないないできないできないできないできないできないというというないになっていましていましていましていましていましていましています。

a detection circuit for detecting a maximum peak from the interval integration signals supplied from the respective n interval integration circuits and generating a detection signal indicating a synchronization timing position corresponding to a position of the detected maximum peak [position], the detection signal being used to extract the effective symbol period with a [precise] timing corresponding to the maximum peak position.

- --12. (Amended) [A] The reception synchronization apparatus according to Claim 11, further comprising an offset compensation signal generator for generating an offset compensation signal [such that], whereby a supplied synchronization timing signal indicating [the] a timing of extracting the effective symbol period is compared with the detection signal outputted from the detection circuit to measure a synchronization timing error, and the offset compensation signal is generated depending upon the measured synchronization timing error.
- --13. (Amended) [A] <u>The</u> reception synchronization apparatus according to Claim 11, wherein the detection circuit detects [a] <u>the</u> maximum peak by employing <u>the</u> guard periods as synchronization points.
- --14. (Amended) [A] <u>The</u> reception synchronization apparatus according to Claim 12, wherein the detection circuit detects [a] <u>the</u> maximum peak by employing <u>the</u> guard periods as

synchronization points.

- --15. (Amended) [A] <u>The</u> reception synchronization apparatus according to Claim 11, wherein the frame guard period is a non-signal period.
- --16. (Amended) A reception synchronization apparatus for detecting a synchronization timing position thereby determining an effective symbol period[,] from an OFDM signal, each frame of which includes a series of n (integer equal to or greater than 1) time slots and a frame guard period added to the series of n time slots, each time slot including an effective symbol period and a guard period added to the effective symbol period, the reception synchronization apparatus comprising:
- a delay circuit for delaying a received OFDM signal by [an] the effective symbol period;
- a calculation circuit for calculating the correlation between the received OFDM signal and an OFDM signal delayed by the delay circuit;
- a moving integration circuit for adding the signal outputted from the calculation signal over an entire guard period;
- n frame guard removing circuits, disposed in correspondence with signals in respective first to nth time slot periods, which respectively receive a signal outputted from the moving integration circuit, remove the frame guard period from the received signal, and output a resultant signal;
- n interval integration circuits, disposed in correspondence with the respective n frame guard removing [circuit] circuits, which cumulatively add the signals outputted from corresponding frame guard removing circuits from one time slot [period] to another; and

a detection circuit for detecting a maximum peak from the interval integration signals supplied from the respective n interval integration circuits and generating a detection signal indicating a synchronization timing position corresponding to a position of the detected maximum peak [position], the detection signal being used to extract the effective symbol period with a precise timing corresponding to the maximum peak position.

4

- --17. (Amended) [A] The reception synchronization apparatus according to Claim 16, further comprising an offset compensation signal generator for generating an offset compensation signal [such that], whereby a supplied synchronization timing signal indicating [the] a timing of extracting the effective symbol period is compared with the detection signal outputted from the detection circuit to measure a synchronization timing error, and the offset compensation signal is generated depending upon the measured synchronization timing error.
- --18. (Amended) [A] <u>The</u> reception synchronization apparatus according to Claim 16, wherein the detection circuit detects [a] <u>the</u> maximum peak by employing <u>the</u> guard periods as synchronization points.
- --19. (Amended) [A] <u>The</u> reception synchronization apparatus according to Claim 17, wherein the detection circuit detects [a] <u>the</u> maximum peak by employing <u>the</u> guard periods as synchronization points.
- --20. (Amended) [A] <u>The</u> reception synchronization apparatus according to Claim 16, wherein the frame guard period is a non-signal period.

--21. (Amended) A demodulating apparatus for extracting effective symbol periods from an OFDM signal in synchronization with a synchronization timing signal and demodulating signals in the extracted effective symbol periods, each frame of the OFDM signal including a series of n (integer equal to or greater than 1) time slots and a frame guard period added to the series of n time slots, each time slot including an effective symbol period and a guard period added to the effective symbol period, the demodulating apparatus comprising:

.:

- a timing controller for generating the synchronization timing signal and correcting [the] \underline{a} synchronization timing \underline{based} on [the basis of] a supplied offset compensation signal; and
- a reception synchronization apparatus [comprising] including:
- a delay circuit for delaying a received OFDM signal by an effective symbol period;
- a calculation circuit for calculating [the] \underline{a} correlation between the received OFDM signal and an OFDM signal delayed by the delay circuit;
- a frame guard removing circuit that receives a signal outputted from the calculation circuit, removes a frame guard period from a frame period of the received signal, and outputs a resultant signal;

an interval integrator for cumulatively adding the <u>resultant</u> signal outputted from the frame guard removing circuit, from one time slot period to another;

a detection circuit for detecting a maximum peak from the interval integration signal obtained for the intervals of time slot periods and generating a detection signal indicating a synchronization timing position corresponding to a position of the detected maximum peak [position], the detection signal being

used to extract the effective symbol period with a [precise] timing corresponding to the maximum peak position; and

an offset compensation signal generator for generating the offset compensation signal to be supplied to the timing controller such that the synchronization timing signal is compared with the detection signal outputted from the detection circuit to measure a synchronization timing error and the measured result is supplied as the offset compensation signal to the timing controller.

- --22. (Amended) [A] <u>The</u> demodulating apparatus according to Claim 21, wherein the detection circuit of the reception synchronization apparatus detects [a] <u>the</u> maximum peak by employing <u>the</u> guard periods as synchronization points.
- demodulating apparatus for <u>The</u> [A] (Amended) extracting effective symbol periods from an OFDM signal in synchronization timing signal synchronization with a demodulating signals in the extracted effective symbol periods, each frame of the OFDM signal including a series of n (integer equal to or greater than 1) time slots and a frame guard period added to the series of n time slots, each time slot including an effective symbol period and a guard period added to the effective symbol period, the demodulating apparatus comprising:
- a timing controller for generating the synchronization timing signal and correcting the synchronization timing <u>based</u> on [the basis of] a supplied offset compensation signal; and
- a reception synchronization apparatus [comprising] including:
- a delay circuit for delaying a received OFDM signal by an effective symbol period;

a calculation circuit for calculating [the] <u>a</u> correlation between the received OFDM signal and an OFDM signal delayed by the delay circuit;

AND THE PROPERTY OF THE PROPER

a moving integration circuit for adding the signal outputted from the calculation signal over an entire guard period;

a frame guard removing circuit that receives a signal outputted from the moving integration circuit, removes a frame guard period from a frame period of the received signal, and outputs a resultant signal;

an interval integrator for cumulatively adding the <u>resultant</u> signal outputted from the frame guard removing circuit, from one time slot period to another;

a detection circuit for detecting a maximum peak from the interval integration signal obtained for the intervals of time slot periods and generating a detection signal indicating a synchronization timing position corresponding to a position of the detected maximum peak [position], the detection signal being used to extract the effective symbol period with a [precise] timing corresponding to the maximum peak position; and

an offset compensation signal generator for generating the offset compensation signal to be supplied to the timing controller such that the synchronization timing signal is compared with the detection signal outputted from the detection circuit to measure a synchronization timing error and the measured result is supplied as the offset compensation signal to the timing controller.

--24. (Amended) [A] <u>The</u> demodulating apparatus according to Claim 23, wherein the detection circuit of the reception synchronization apparatus detects [a] <u>the</u> maximum peak by employing <u>the</u> guard periods as synchronization points.

- --25. (Amended) A demodulating apparatus for extracting effective symbol periods from an OFDM signal in synchronization with a synchronization timing signal and demodulating signals in the extracted effective symbol periods, each frame of the OFDM signal including a series of n (integer equal to or greater than 1) time slots and a frame guard period added to the series of n time slots, each time slot including an effective symbol period and a guard period added to the effective symbol period, the demodulating apparatus comprising:
- a timing controller for generating the synchronization timing signal and correcting [the] synchronization timing <u>based</u> on [the basis of] a supplied offset compensation signal; and
- a reception synchronization apparatus [comprising] including:
- a delay circuit for delaying a received OFDM signal by an effective symbol period;
- a calculation circuit for calculating [the] \underline{a} correlation between the received OFDM signal and an OFDM signal delayed by the delay circuit;
- n frame guard removing circuits, disposed in correspondence with signals in respective first to nth time slot periods, which receive a signal outputted from the calculation circuit, remove the frame guard period from the received signal, and output a resultant signal;
- n interval integration circuits, disposed in correspondence with the respective n frame guard removing [circuit] circuits, which cumulatively add the signals outputted from corresponding frame guard removing circuits from one time slot period to another;
- a detection circuit for detecting a maximum peak from the interval integration signals supplied from the respective n

interval integration circuits and generating a detection signal indicating a synchronization timing position corresponding to a position of the detected maximum peak [position], the detection signal being used to extract the effective symbol period with a [precise] timing corresponding to the maximum peak position; and

an offset compensation signal generator for generating the offset compensation signal to be supplied to the timing controller such that the synchronization timing signal is compared with the detection signal outputted from the detection circuit to measure a synchronization timing error and the measured result is supplied as the offset compensation signal to the timing controller.

- --26. (Amended) [A] <u>The</u> demodulating apparatus according to Claim 25, wherein the detection circuit of the reception synchronization apparatus detects [a] <u>the</u> maximum peak by employing <u>the</u> guard periods as synchronization points.
- --27. (Amended) A demodulating apparatus for extracting effective symbol periods from an OFDM signal in synchronization with a synchronization timing signal and demodulating signals in the extracted effective symbol periods, each frame of the OFDM signal including a series of n (integer equal to or greater than 1) time slots and a frame guard period added to the series of n time slots, each time slot including an effective symbol period and a guard period added to the effective symbol period, the demodulating apparatus comprising:
- a timing controller for generating the synchronization timing signal and correcting [the] synchronization timing on the basis of a supplied offset compensation signal; and
 - a reception synchronization apparatus [comprising]

and the second s

including:

سور وبرسماريده عليان ردارة أجواؤ الهيال غيواجة الزجيج

a delay circuit for delaying a received OFDM signal by an effective symbol period;

a calculation circuit for calculating [the] \underline{a} correlation between the received OFDM signal and an OFDM signal delayed by the delay circuit;

a moving integration circuit for adding the signal outputted from the calculation signal over an entire guard period;

n frame guard removing circuits, disposed in correspondence with signals in respective first to nth time slot periods, which respectively receive a signal outputted from the moving integration circuit, remove the frame guard period from the received signal, and output a resultant signal;

n interval integration circuits, disposed in correspondence with the respective n frame guard removing [circuit] circuits, which cumulatively add the signals outputted from corresponding frame guard removing circuits from one time slot period to another;

a detection circuit for detecting a maximum peak from the interval integration signals supplied from the respective n interval integration circuits and generating a detection signal indicating a synchronization timing position corresponding to a position of the detected maximum peak [position], the detection signal being used to extract the effective symbol period with a [precise] timing corresponding to the maximum peak position; and

an offset compensation signal generator for generating the offset compensation signal to be supplied to the timing controller such that the synchronization timing signal is compared with the detection signal outputted from the detection circuit to measure a synchronization timing error and the measured result is supplied as the offset compensation signal to

the timing controller.

--28. (Amended) [A] <u>The</u> demodulating apparatus according to Claim 27, wherein the detection circuit of the reception synchronization apparatus detects [a] <u>the</u> maximum peak by employing <u>the</u> guard periods as synchronization points.